summaryrefslogtreecommitdiff
path: root/numpy/core/src/common
Commit message (Expand)AuthorAgeFilesLines
* MAINT: Delete unused "src" clearing functions (#18347)Sebastian Berg2021-02-111-2/+1
* use more accurate words.Qiyu82021-01-275-5/+5
* improve sumup intriniscs.Qiyu82021-01-256-93/+111
* fix npyv_storea_u64 undefined error.Qiyu82021-01-222-3/+3
* correct the input paramater of f32.Qiyu82021-01-222-5/+5
* treat u8/u16 as overflow protection.Qiyu82021-01-227-46/+81
* Merge branch 'intrin-sum' of github.com:Qiyu8/numpy into intrin-sumQiyu82021-01-211-1/+1
|\
| * add neon sum_u8/u16/u64Qiyu82021-01-211-1/+1
* | Optimize the avx512 sum_u8/sum_u16.Qiyu82021-01-211-24/+28
|/
* Add new intrinsics sum_u8/u16/u64.Qiyu82021-01-205-0/+107
* ENH: cpu features detection implementation on FreeBSD ARMDavid Carlier2021-01-171-1/+24
* Merge pull request #18118 from seiko2plus/issue_18106Matti Picus2021-01-092-47/+55
|\
| * BUG, MAINT: improve avx512 mask logical operationsSayed Adel2021-01-052-47/+55
* | MAINT: Implement new casting loops based on NEP 42 and 43Sebastian Berg2021-01-081-0/+82
* | Merge pull request #18086 from seiko2plus/fix_simd_aarch64_clangMatti Picus2021-01-051-6/+6
|\ \ | |/ |/|
| * BUG, SIMD: Fix _simd module build for 64bit ARM/NEON clangSayed Adel2020-12-291-6/+6
* | MAINT, BLD: few tweaks in the comments and log messageSayed Adel2021-01-031-2/+2
* | BUG, BLD: Generate the main dispatcher config header into the build dirSayed Adel2021-01-031-2/+2
|/
* MAINT: Suppress maybe-uninitialized warning in gcc on VSXSayed Adel2020-12-261-0/+10
* Merge branch 'master' of github.com:numpy/numpy into countnzQiyu82020-12-2318-1/+368
|\
| * Merge pull request #17790 from seiko2plus/npyv_new_intrinsic_pk1Matti Picus2020-12-2218-1/+367
| |\
| | * ENH, SIMD: Add new NPYV intrinsics pack(1)Sayed Adel2020-12-2218-1/+367
* | | Merge branch 'master' of github.com:numpy/numpy into countnzQiyu82020-12-211-1/+0
|\ \ \ | |/ /
| * | remove extra headers.Qiyu82020-12-111-1/+0
| * | remove useless intrinsics and forced SIMD.Qiyu82020-12-116-41/+1
| * | Force AVX2 in order to test the performance by using new intrinsics.Qiyu82020-12-111-1/+5
| * | Merge branch 'master' of github.com:numpy/numpy into usimd-compiledQiyu82020-12-1135-162/+2346
| |\ \ | | |/
| * | test avx2Qiyu82020-09-182-2/+2
| * | Add NPY_HAVE_AVX512BW_MASKQiyu82020-09-141-1/+3
| * | Merge branch 'master' of github.com:numpy/numpy into usimd-compiledQiyu82020-09-1013-112/+314
| |\ \
| * | | add AVX512/VSX support and small optimizeQiyu82020-08-215-3/+22
| * | | remove npyv_cvt and fix typos.Qiyu82020-08-205-20/+0
| * | | add neon adaptQiyu82020-08-185-0/+20
| * | | use usimd to reconstruct PackInnerQiyu82020-08-113-0/+15
* | | | use max value to detect deviationQiyu82020-12-145-5/+5
* | | | Thanks for the unit test, expose the VSX expand error.Qiyu82020-12-111-4/+4
* | | | fix slow test bugQiyu82020-12-111-0/+1
* | | | remove extra inputQiyu82020-12-101-2/+2
* | | | use current intrinsics instead of create new one.Qiyu82020-12-102-17/+9
* | | | Add non-AVX512DQ intrinsicsQiyu82020-12-101-0/+8
* | | | Add non-AVX512BW expansionQiyu82020-12-101-10/+20
* | | | Merge branch 'master' of github.com:numpy/numpy into countnzQiyu82020-12-1010-24/+330
|\ \ \ \ | | |_|/ | |/| |
| * | | BUG, SIMD: Fix direactive check for AVX512BW of intrinsics npyv_tobits_*Sayed Adel2020-12-091-2/+2
| * | | Merge pull request #17789 from seiko2plus/npyv_new_intrinsic_pk0Matti Picus2020-12-0910-20/+321
| |\ \ \
| | * | | ENH, SIMD: Add new NPYV intrinsics pack(0)Sayed Adel2020-11-1710-20/+321
* | | | | add non-AVX512BW instrumentsQiyu82020-12-105-11/+23
* | | | | remove force avx2Qiyu82020-12-091-6/+0
* | | | | force avx2 in order to test the performance.Qiyu82020-12-091-0/+6
* | | | | use splited loops and add unit test for new intrinsicsQiyu82020-12-096-40/+56
* | | | | fix CI failuresQiyu82020-12-081-4/+6
View Lorry Controller Status