summaryrefslogtreecommitdiff
path: root/numpy/core/src/common
Commit message (Expand)AuthorAgeFilesLines
...
* | | Merge pull request #20133 from r-devulap/avx512-sortMatti Picus2022-02-071-0/+72
|\ \ \ | |/ / |/| |
| * | MAINT: rename reduce_min/max functions to not clash with local def in loops_m...Raghuveer Devulapalli2022-02-021-12/+12
| * | MAINT: Use cvt instruction instead of extractRaghuveer Devulapalli2022-02-021-4/+4
| * | SIMD: Add intrinsics emulation for reduce_min and reduce_max instructionsRaghuveer Devulapalli2022-02-021-0/+72
* | | Merge pull request #20840 from serge-sans-paille/feature/road-to-cxx-selectionCharles Harris2022-01-231-0/+8
|\ \ \
| * | | Convert selection.c.src to selection.cppserge-sans-paille2022-01-171-0/+8
* | | | ENH: Add changes that allow NumPy to compile with clang-clKevin Sheppard2022-01-201-1/+1
| |_|/ |/| |
* | | Merge pull request #20821 from rafaelcfsousa/p10_enablementMatti Picus2022-01-182-6/+20
|\ \ \
| * | | ENH: Add CPU feature detection for VSX4 (Power10)Rafael Cardoso Fernandes Sousa2022-01-132-6/+20
| | |/ | |/|
* | | Merge pull request #20285 from HowJMay/simd-floorMatti Picus2022-01-185-8/+142
|\ \ \ | |_|/ |/| |
| * | SIMD: add universal intrinsic for round to nearestSayed Adel2021-12-194-8/+51
| * | SIMD: fix signed zero of SSE2/FloorSayed Adel2021-12-131-12/+37
| * | ENH, SIMD: add new universal intrinsics for floorHowJMay2021-12-125-0/+66
* | | Convert timsort.c.src to C++serge-sans-paille2022-01-141-0/+34
| |/ |/|
* | MAINT, DOC: fix new typos detected by codespellDimitri Papadopoulos2022-01-121-1/+1
* | Merge pull request #20552 from pradghos/s390x_cpu_featureMatti Picus2021-12-142-0/+48
|\ \
| * | minor fix to code styleSayed Adel2021-12-141-5/+5
| * | addressed review commentsPradipta Ghosh2021-12-142-5/+5
| * | Extending CPU feature detection framework to support IBM Z SIMDPradipta Ghosh2021-12-142-0/+48
* | | Merge pull request #20489 from serge-sans-paille/feature/road-to-cxx-binsearchMatti Picus2021-12-134-144/+187
|\ \ \ | |/ / |/| |
| * | Convert binsearch.c.src to binsearch.cppserge-sans-paille2021-12-124-144/+187
| |/
* | BLD: Re-enable the function overrides on old Cygwin.DWesl2021-12-091-0/+16
* | BLD: Use the new hypotl on Cygwin.DWesl2021-12-091-4/+0
|/
* ENH, SIMD: add new universal intrinsics for truncHowJMay2021-11-165-0/+73
* Merge pull request #19083 from hameerabbasi/dlpackSebastian Berg2021-11-092-0/+229
|\
| * change from_dlpack to _dlpack, remove unused headermattip2021-11-021-1/+1
| * move dlpack functions to a new filemattip2021-11-021-1/+13
| * MAINT: Move around code so that there are no more unused warnings.Hameer Abbasi2021-11-021-25/+0
| * MAINT: Split up capsule deleter.Hameer Abbasi2021-11-021-6/+17
| * MAINT: Add URL to DLPack GitHub.Hameer Abbasi2021-11-021-0/+2
| * MAINT, BUG: Documentation for DLPack protocol and refcounting bug fixes.Hameer Abbasi2021-11-022-1/+17
| * ENH, TST: Add the from_dlpack method and test DLPack.Hameer Abbasi2021-11-021-0/+25
| * ENH: Add the __dlpack__ and __dlpack_device__ methods to ndarray.Hameer Abbasi2021-11-021-0/+188
* | SIMD: Fix impl of intrinsic `npyv_ceil_f32` on armv7/neonSayed Adel2021-11-011-10/+31
* | ENH: Implement SIMD for ceilHowJMay2021-11-015-0/+59
* | ENH: Add conversion for 512bit intrin to 256bit intrinHowJMay2021-11-011-1/+21
|/
* fix up upSayed Adel2021-10-281-4/+4
* fix upSayed Adel2021-10-283-15/+15
* BUG, SIMD: Workaround broadcasting SIMD 64-bit integers on MSVC 32-bit modeSayed Adel2021-10-284-6/+97
* Merge pull request #20153 from numpy/issue_20025Charles Harris2021-10-251-3/+4
|\
| * BUG, SIMD: Fix unsigned 8-bit integer divison by a scalarissue_20025Sayed Adel2021-10-231-1/+1
| * BUG, SIMD: Fix 64-bit integer divison by a scalar on MSVC <= 2017Sayed Adel2021-10-211-2/+3
* | STY: Run clang-format on cpp files and headers.Charles Harris2021-10-221-25/+69
* | [demo] how-to replacing numpy custom generation engine by raw C++serge-sans-paille2021-10-222-1/+40
|/
* Merge pull request #19478 from r-devulap/svmlMatti Picus2021-10-101-0/+41
|\
| * MAINT: Use Universal Intrinsics framework to leverage SVMLRaghuveer Devulapalli2021-08-241-1/+1
| * ENH: Use SVML to compute double precision sin and cosRaghuveer Devulapalli2021-08-241-0/+4
| * ENH, SIMD: Leverage SVML for AVX512 versions of ufuncsRaghuveer Devulapalli2021-08-241-0/+37
* | DOC: Typos found by codespellDimitri Papadopoulos2021-09-217-8/+8
* | MAINT: Standardize guards in numpy/core/src/common.Charles Harris2021-09-0524-71/+80